skip to main
skip to sidebar
verilog interview questions and answers
What is the difference between blocking and nonblocking assignment ?
Saturday, August 29, 2009
Please refer to tidbits section for difference between blocking and nonblocking statement.
Post a Comment
Post Comments (Atom)
What are Different types of Verilog Simulators ?
What is Constrained-Random Verification ?
How do I write a state machine in Verilog ?
How do I avoid Latch in Verilog ?
What is the difference between blocking and nonblo...
What is the difference between wire and reg ?
How do I test my design xyz ?
How do I generate clock in Verilog ?
How to display bold characters?
How to display the system date in $display or $wri...
Verilog Interview Questions
How to model Transport and Inertial Delays in Veri...