there r mainly 4 ways 2 write fsm code

1) using 1 process where all input decoder, present state, and output decoder r combine in one process.

2) using 2 process where all comb ckt and sequential ckt separated in different process

3) using 2 process where input decoder and persent state r combine and output decoder seperated in other process

4) using 3 process where all three, input decoder, present state and output decoder r separated in 3 process.

# How to write FSM is verilog?

Subscribe to:
Post Comments (Atom)

## 0 comments:

## Post a Comment