skip to main
skip to sidebar
verilog interview questions and answers
Why is it that "if (2'b01 & 2'b10)..." doesn't run the true case?
Tuesday, September 1, 2009
This is a popular coding error. You used the bit wise AND operator (&) where you meant to use the logical AND operator (&&).
Post a Comment
Post Comments (Atom)
Write a verilog code to swap contents of two regis...
Difference between blocking and non-blocking?
Difference between task and function?
What is sensitivity list?
Write a Verilog code for synchronous and asynchron...
Can you list out some of enhancements in Verilog 2...
Can you tell me some of system tasks and their pur...
Difference between Verilog and vhdl?
structure of Verilog code you follow?
how blocking and non blocking statements get execu...
What is meant by inferring latches,how to avoid it...
What is difference between Verilog full case and p...
Difference between $monitor,$display & $strobe?
Difference between inter statement and intra state...
There is a triangle and on it there are 3 ants one...
What is difference between freeze deposit and forc...
What is pli?why is it used?
Will case infer priority register if yes how give ...
Casex,z difference,which is preferable,why?
Given the following Verilog code, what value of "a...
What is the difference between the following two l...
What is the difference between:
What does `timescale 1 ns/ 1 ps signify in a veril...
What is the difference between === and == ?
How to generate sine wav using verilog coding styl...
What is the difference between wire and reg?
How do you implement the bi-directional ports in V...
How to write FSM is verilog?
what is verilog case (1) ?
Why is it that "if (2'b01 & 2'b10)..." doesn't run...